

Thyristor logic level

BT169W Series

GENERAL DESCRIPTION

Passivated, sensitive gate thyristor in a plastic envelope, suitable for surface mounting, intended for use in general purpose switching and phase control applications. This device is intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MAX. | | | | UNIT |
|--------------------|--------------------------------------|------|-----|-----|-----|------|
| | | BW | DW | EW | GW | |
| V_{DRM}, V_{RRM} | Repetitive peak off-state voltages | 200 | 400 | 500 | 600 | V |
| $I_{T(AV)}$ | Average on-state current | 0.5 | 0.5 | 0.5 | 0.5 | A |
| $I_{T(RMS)}$ | RMS on-state current | 0.8 | 0.8 | 0.8 | 0.8 | A |
| I_{TSM} | Non-repetitive peak on-state current | 8 | 8 | 8 | 8 | A |


PINNING - SOT223

| PIN | DESCRIPTION |
|-----|-------------|
| 1 | cathode |
| 2 | anode |
| 3 | gate |
| tab | anode |

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | | | | UNIT |
|--------------------|--|--|------|------------------|------------------|------------------|------------------|------------------|
| | | | | B | D | E | G | |
| V_{DRM}, V_{RRM} | Repetitive peak off-state voltages | | - | 200 ¹ | 400 ¹ | 500 ¹ | 600 ¹ | V |
| $I_{T(AV)}$ | Average on-state current | half sine wave; $T_{sp} \leq 112\text{ }^\circ\text{C}$ | - | 0.63 | | | | A |
| $I_{T(RMS)}$ | RMS on-state current | all conduction angles | - | 1 | | | | A |
| I_{TSM} | Non-repetitive peak on-state current | half sine wave; $T_j = 25\text{ }^\circ\text{C}$ prior to surge $t = 10\text{ ms}$ | - | 8 | | | | A |
| I^2t | I^2t for fusing | $t = 8.3\text{ ms}$ | - | 9 | | | | A |
| di_T/dt | Repetitive rate of rise of on-state current after triggering | $t = 10\text{ ms}$ | - | 0.32 | | | | A ² s |
| I_{GM} | Peak gate current | $I_{TM} = 2\text{ A}; I_G = 10\text{ mA}; di_G/dt = 100\text{ mA}/\mu\text{s}$ | - | 50 | | | | A/ μs |
| V_{GM} | Peak gate voltage | | - | 1 | | | | A |
| V_{RGM} | Peak reverse gate voltage | | - | 5 | | | | V |
| P_{GM} | Peak gate power | | - | 5 | | | | V |
| $P_{G(AV)}$ | Average gate power | over any 20 ms period | - | 2 | | | | W |
| T_{stg} | Storage temperature | | - | 0.1 | | | | W |
| T_j | Operating junction temperature | | -40 | 150 | | | | $^\circ\text{C}$ |
| | | | - | 125 | | | | $^\circ\text{C}$ |

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 15 A/ μs .

Thyristor
logic level

BT169W Series

THERMAL RESISTANCES

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------|---|--|------|------|------|------|
| $R_{th\ j-sp}$ | Thermal resistance junction to solder point | | - | - | 15 | K/W |
| $R_{th\ j-a}$ | Thermal resistance junction to ambient | pcb mounted, minimum footprint pcb mounted; pad area as in fig:14 | - | 156 | - | K/W |
| | | | - | 70 | - | K/W |

STATIC CHARACTERISTICS $T_j = 25\text{ °C}$ unless otherwise stated

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|------------|---------------------------|--|------|------|------|---------------|
| I_{GT} | Gate trigger current | $V_D = 12\text{ V}$; $I_T = 10\text{ mA}$; gate open circuit | - | 50 | 200 | μA |
| I_L | Latching current | $V_D = 12\text{ V}$; $I_{GT} = 0.5\text{ mA}$; $R_{GK} = 1\text{ k}\Omega$ | - | 2 | 6 | mA |
| I_H | Holding current | $V_D = 12\text{ V}$; $I_{GT} = 0.5\text{ mA}$; $R_{GK} = 1\text{ k}\Omega$ | - | 2 | 5 | mA |
| V_T | On-state voltage | $I_T = 2\text{ A}$ | - | 1.35 | 1.5 | V |
| V_{GT} | Gate trigger voltage | $V_D = 12\text{ V}$; $I_T = 10\text{ mA}$; gate open circuit | - | 0.5 | 0.8 | V |
| | | $V_D = V_{DRM(max)}$; $I_T = 10\text{ mA}$; $T_j = 125\text{ °C}$; gate open circuit | 0.2 | 0.3 | - | V |
| I_D, I_R | Off-state leakage current | $V_D = V_{DRM(max)}$; $V_R = V_{RRM(max)}$; $T_j = 125\text{ °C}$; $R_{GK} = 1\text{ k}\Omega$ | - | 0.05 | 0.1 | mA |

DYNAMIC CHARACTERISTICS $T_j = 25\text{ °C}$ unless otherwise stated

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------|--|---|------|------|------|------------------|
| dV_D/dt | Critical rate of rise of off-state voltage | $V_{DM} = 67\% V_{DRM(max)}$; $T_j = 125\text{ °C}$; exponential waveform; $R_{GK} = 1\text{ k}\Omega$ | 500 | 800 | - | V/ μs |
| t_{gt} | Gate controlled turn-on time | $I_{TM} = 2\text{ A}$; $V_D = V_{DRM(max)}$; $I_G = 10\text{ mA}$; $dI_G/dt = 0.1\text{ A}/\mu\text{s}$ | - | 2 | - | μs |
| t_q | Circuit commutated turn-off time | $V_D = 67\% V_{DRM(max)}$; $T_j = 125\text{ °C}$; $I_{TM} = 1.6\text{ A}$; $V_R = 35\text{ V}$; $dI_{TM}/dt = 30\text{ A}/\mu\text{s}$; $dV_D/dt = 2\text{ V}/\mu\text{s}$; $R_{GK} = 1\text{ k}\Omega$ | - | 100 | - | μs |

Thyristor
logic level

BT169W Series




Fig. 1. Maximum on-state dissipation, P_{tot} , versus average on-state current, $I_{T(AV)}$, where $a = \text{form factor} = I_{T(RMS)} / I_{T(AV)}$.




Fig. 4. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus number of cycles, for sinusoidal currents, $f = 50 \text{ Hz}$.




Fig. 2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \leq 10 \text{ ms}$.




Fig. 5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, $f = 50 \text{ Hz}$; $T_{sp} \leq 112^\circ\text{C}$.




Fig. 3. Maximum permissible rms current $I_{T(RMS)}$, versus solder point temperature T_{sp} .










Fig. 6. Normalised gate trigger voltage $V_{GT}(T_j) / V_{GT}(25^\circ\text{C})$, versus junction temperature T_j .

Thyristor
logic level


BT169W Series




Thyristor
logic level

BT169W Series

MOUNTING INSTRUCTIONS



MECHANICAL DATA



Notes

1. For further information, refer to Philips publication SC18 " SMD Footprint Design and Soldering Guidelines".
Order code: 9397 750 00505.
2. Epoxy meets UL94 V0 at 1/8".

Thyristor
logic level

BT169W Series

DEFINITIONS

| DATA SHEET STATUS | | |
|--|-----------------------------------|---|
| DATA SHEET STATUS² | PRODUCT STATUS³ | DEFINITIONS |
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product |
| Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A |
| Limiting values | | |
| Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. | | |
| Application information | | |
| Where application information is given, it is advisory and does not form part of the specification. | | |
| © Philips Electronics N.V. 2001 | | |
| All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. | | |
| The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. | | |

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

² Please consult the most recently issued datasheet before initiating or completing a design.

³ The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.